

Interconnect Fabric Module




Fig. 1




Fig. 2

Figure 1: Label Table. The diagram shows a 2D array of bits. The vertical axis is labeled "Virtual Address" with values 0, ..., 8k. The horizontal axis is labeled "Port #" with values 31, ..., 0. The array is divided into two sections by a vertical line. The left section is labeled "Port # 31 0" and the right section is labeled "Port # 0 31". The array contains bits (0 or 1) and is labeled "Label Table".

Fig. 3

[illegible]

Fig. 4




Fig. 5




Fig. 6





Fig. 7



Quad Switch Protocol Controller

900




Fig. 9

1000




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15



Deadlock

Time	Node 1605	IFM 1601	Node 1606	IFM 1602
0	Send start connect		Send start connect	
1		Connect 1 ↔ 0		Connect 2 ↔ 0
2	Forward start connect	Forward start connect		Forward start connect
3	Can't forward start connect Node 1	Can't forward start connect		Can't forward start connect

Fig. 16




Fig. 17




Fig. 19




Fig. 20